

SAMPLING METHOD FOR USE WITH BURSTY COMMUNICATION CHANNELS

[illegible]

SECRET

The present invention relates generally to error correction for communication links, and more particularly, to an error correction method for use with bursty (noisy) communication channels such as satellite communication links and scratched compact disks, and the like.

Bit level or byte level interleaving is the current method of spreading the effects of a noise burst out over a longer interval. Interleaving mixes a given symbol with symbols that are in other fixed positions in the data stream regardless of data rate. The span of error correction used in the conventional interleaving approach can be no longer than the length of a block of data.

Referring to Figs. 1-3 of the drawings, the typical conventional block interleaving approach is as follows. As is shown in Fig. 1, data is read into a block m wide by n deep (the data may be either read in by columns or by rows). As is shown in Fig. 2, a

Referring to Fig. 3, if a noise burst happens, the following occurs. For a selected row, only two symbols are affected by the noise burst, so if there are more than 4 error correcting symbols for that row, the errors would get corrected.

US Patent No. 5,325,371 discloses "an error correction encoding apparatus for processing input data with an encoding for error correction. The apparatus includes first delay circuitry for applying differing delay to data words to convert input data in a first array state into data words in a second array state, a first error correction encoder for generating first check words from data words in the second array state, second delay circuitry for applying differing delay to the data words in the second array state and the first check words to generate data words and check words in a third array state, and a second error correction encoder for generating second check words from the data words and the check words in the third array state, with the delays applied by the first and second delay circuitry set so that the array states of the data words in the first and the third array states are the same. The error correction decoding apparatus includes a first error correction decoder for processing input data words and check words in a third array state by error correction by a second error correction code using a second check word series, first delay circuitry for applying differing delay to the corrected data words and check words from the first error correction decoder to generate data words in a second array state and first check words, a second error correcting decoder for error-correcting the data words in the second array state by a first error correction code using the first check words, and second delay circuitry for applying differing delay to the

US Patent No. 5,392,299 discloses a triple orthogonally interleaved error correction system wherein "detection and correction of errors in digital data transmitted by or stored in a media channel is provided by processing the data through a triple orthogonally interleaved error correction system. On the transmit/store side of the system, the data is encoded three times prior to placement in the media channel with two different interleaving steps performed between the encoding steps. The first interleave is an orthogonal row shuffling interleave that provides enhanced protection against burst errors. On the receive/play back side, the data is decoded and deinterleaved, with included errors detected and corrected to enable recovery of the original data. To enhance the error correction, a circuit is used for generating a symbol accurate error flag identifying symbols containing errors thereby allowing the error correcting decoders to focus on and correct the data."

US Patent No. 5,428,627 discloses a "method and apparatus for converting input symbols of a fixed length, to output symbols of a greater fixed length. Input symbols are received one at a time and are clocked into the staging register. When a new input symbol is loaded into the staging register, the contents of the first stage are moved to a second stage of the staging register. The new input symbol is loaded into

5

10

25

30

35

enhancement to the data integrity by providing a variable level of error correction varying in accordance with the free bandwidth generated by the data compressor."

US Patent No. 5,051,998 discloses a "deinterleaving and error correction system which is utilized in a playback system of an optical recording disk apparatus. As each
5 block of sector data, encoded for example with the Reed-Solomon error correction code with block interleaving, is read from the disk, the positions within the data block at which drop-out of the playback signal occurs are respectively stored in a memory in which the data symbols are also stored, with these drop-out positions being stored as error position data. Error correction processing is executed using the error position
10 data in conjunction with the code words, enabling the maximum number of correctable errors for each sector to be substantially increased using a simple system configuration."

US Patent No. 5,467,359 discloses "apparatus for generating and checking the error correction codes of messages in a message switching system" and includes an
15 "error control circuit which computes for each burst of a message (for a destination unit) an error correction code as a function of an initial error correction code at the first burst of the message or of the error correction code of the previous burst and of the data bytes of the burst. The burst error correction code is sent on a medium which is separate from the data transport medium as a companion of the burst. Also, the error
20 control circuit receives the burst error correction code from an origin unit and generates the burst error correction code to be compared with the received burst error correction code. If a mismatch is detected, the burst found in error is flagged."

US Patent No. 5,357,527 discloses a "method for transmitting and verifying the accuracy of a software program, expressed as a stream of J bits. A first forward error
25 correction error coding, detection and correction (ECDC) procedure is applied to the program, where the first ECDC procedure is expressible as a stream of K1 error coding bits plus L1 additional bits representing the procedure for determining the values of the K1 bits and for detecting the presence of and correcting an error in the original stream of J bits plus the K1 error coding bits, as received by a recipient. A second ECDC
30 procedure is then applied to the K1 + L1 ++bits++ used in the first ECDC program, where the second ECDC procedure is expressible as a stream of K2 error coding bits plus L2 additional bits representing the procedure for determining the values of the K2 bits and for detecting the presence of and correcting an error in the (K1 + L1 bits that represent the first ECDC procedure. The second ECDC procedure is applied to check
35 the accuracy of transmission of the bits representing the first ECDC procedure, which is applied to the software program itself. The bit stream of J bits can be decomposed into 8 or 16 mutually exclusive subsidiary bit streams, to each of which the above error

000007888 062201
102250 552850

checking procedure is applied, to take advantage of certain kinds of error statistics that may be present."

US Patent No. 4,541,091 discloses a "method and apparatus for detecting and correcting code errors in processing a digital signal such as a digital audio signal are disclosed. An error word correcting parity word generated from a plurality of data words is added to the plurality of data words to form a first frame, and the data words and the parity word of a plurality of different first frames are distributed in a second frame and a plurality of additional parity words for detecting and correcting error words in the second frame are added to the second frame to form a Reed-Solomon code. The code errors are detected and corrected using this code. A code error rate counter is provided, and when an output of the code error counter exceeds a predetermined count, the code error correction is inhibited for a predetermined time period or until the code error rate reaches a second predetermined code error rate."

US Patent No. 4,649,542 discloses a "method of transmitting a digital signal in the form of successive signal frames containing codes for detecting and correcting errors of the digital signal for reducing degradation in the quality of the reproduced sound due to generation of the code errors in a digitized audio signal transmission system. An analog signal such as an audio signal is sampled and subjected to A/D conversion. The sample word thus obtained is divided into a plurality of symbol elements. Parity words for detecting and correcting code errors are added to every group of a predetermined number of the information symbols through an interleave procedure before being transmitted. The method includes the steps of applying a first frame of symbols, taken one from each input channel, and having a first arrangement state, to a first error correcting code encoder to generate a series of first parity words; delaying each of the symbols in the first frame and each of the first parity words by a respective different delay time in a unit of the sample word at a delay line to provide a resulting second frame of symbols in a second arrangement state; applying the second frame of symbols to a second error correcting code encoder to generate a series of second parity words; and transmitting said second frame of symbols together with said second parity words."

US Patent No. 4,901,319 discloses a "transmitter has an adaptive interleaver that sets an interleaving interval in accordance with the fading characteristic of a channel and transmits in another channel. The interleaver duration is indicated by a synchronization signal and typically is 3 to 10 times the mean time between fades (decorrelation time). If the two channels substantially differ in frequency, a scaling factor can be used. A receiver has an adaptive deinterleaver that has a deinterleaving time in accordance with the synchronization signal occurring at the interleaving interval."

US Patent No. 4,750,178 discloses in an "error correcting method for a block of data having first and second error correction codes based on first and second series of symbols within the data block, error correction is performed repeatedly by alternately using the first and second code series, to achieve the maximum error correcting capability, without reference to the result of a previous error correction using the other series."

US Patent No. 5,365,525 discloses a "method for reducing bandwidth of a wireline communication path", wherein, "within a fixed infrastructure of a communication system, message portions of code words that are found to be uncorrectable (erasures) are transmitted with a predetermined number of bits in place of the parity portion associated with those code words. These predetermined number of bits indicate the existence of the erasures, which can be reproduced for continued transmission to the final destination. By having the number of predetermined bits being less than the number of parity bits, the bandwidth requirement for wireline communication paths is reduced"

US Patent No. 5,136,592 discloses an "error detection and correction system for long burst errors" which "encodes data twice, once for error detection by using a cyclic redundancy check (CRC) code with a generator polynomial, $g(x)$ in octal form: $g(x) = 2413607036565172433223$ and a second time for error correction by using a Reed-Solomon error correction code. The system then uses the CRC code to check the data for errors. If errors are found the system uses the error location information supplied by the CRC code and the Reed-Solomon code to correct the errors."

US Patent No. 5,408,477 discloses the use of "Q- or P-sequence error correction suitable for correcting errors of data stored in a CD ROM. Errors of data are corrected using a 2-word parity code added to the data and input pointers that have been set for the words that are presumed to be subjected to errors. Output pointers are set for respective words of data which are presumed not to be error-corrected completely."

US Patent No. 4,802,173 discloses a "method of and device for decoding a block of code symbols which is distributed between code words in two ways, each code word being protected by a maximum distance separable code. A block of code symbols is protected by a product code or a pseudo product code. First of all, all syndrome symbols are formed and all code words having a syndrome which deviates from zero are provided with a flag. Each non-redundant symbol forms part of a first code word and also of a second code word, the numbers of flags of first and second code words being separately summed. The code words are successively addressed and an error location is determined. When an error location forms part of an incorrect first code word as well as of an incorrect second code word, it is corrected; if the second code word is not signaled as being incorrect, however, the error will not be corrected. After

000007888 062204
102250 5556550

US Patent No. 4,559,625 discloses a "method and apparatus for interleaving block codes exploits helical symmetry whereby correspondingly positioned code symbols of code words of length n interleaved to depth i , $i < n$, are separated on the channel by $i + 1$ symbol intervals where $1 + i$ is averaged over the i correspondingly positioned symbols and n and i are integers > 1 . The requirement for synchrony is reduced to a period counted modulo n instead of mod (nXi) . For the case $I = n-1$, the total interleaving delay is reduced to $2(n-1)n$ and phase dependence of burst error onset is minimized. The performance of the deinterleaver is enhanced through a pseudo fade detector implemented by creating erasures prior to decoding, at certain positions for code-words subsequent to confirmed error. Synchronization of interleaver and deinterleaver is accomplished in apparatus which inspects all c contiguous bit patterns corresponding to a c -bit synch symbol. To each c contiguous bit pattern of the data stream there is associated a probability counter for incrementing when the synch pattern is detected and decremented otherwise. Maximum probability establishes synch."

US Patent No. 5,550,849 discloses a "method and system for detecting and correcting all single bit errors in a data word, for detecting all 2-bit errors regardless of whether the two bits in error are consecutive, and for detecting all consecutive 3-bit and 4-bit errors regardless of whether the three bits or four bits are in a single byte. In a preferred embodiment, a set of check bits are established for the data word by exclusively ORing a set of data bits that are unique to each check bit, storing the data bits and check bits, retrieving the data bits, generating a new set of check bits from the retrieved data bits, and comparing the new set of check bits against the old set to establish a syndrome pattern which may be expressed as a hexadecimal for comparison with hexadecimals previously assigned to the data bits."

US Patent No. 4,441,184 discloses that a "PCM digital signal is provided with double-interleaving and error-correction encoding to protect against errors occurring

5
10
15

20

25

30

35

35

statistics about the data channel such as the probabilities of random errors and burst errors, burst error severity and burst duration. The decoder removes an encoded subblock of data from the deinterleaver and enters it into a replica of the convolutional encoder which calculates a syndrome bit from a combination of the presently received subblock together with a given number of previous subblocks. The syndrome bit indicates if the current assumption of the path through the convolutional tree is correct. Where there is no error in the channel, then the received sequence is a code word and the syndrome bit indicates that the correct path in the convolution tree is taken. For each received bit, an indicator bit is calculated which is a function of the difference between the current path and the received sequence. The sequential decoder employs the syndrome bit together with burst indicator bits to calculate a table address in a table of likelihood values and error pattern values. The likelihood value is used to update a total likelihood of error value and the error pattern value is used to change the received subblock of data."

US Patent No. 5,483,541 discloses a "permuted interleaver/deinterleaver system for interleaving the bits of a digital communications system such that bursts of error bits are separated for more effective communications. The interleaver/deinterleaver system includes an interleaver and deinterleaver having a number of permuted rows of shift registers. The arrangement of the shift registers in the interleaver and deinterleaver can be determined by a permute number calculated in accordance with a specific communications implementation. As bits are input into the shift register of the interleaver, bits are output from the interleaver in order to establish a sequence of permuted data bits. A rotating switching mechanism systematically selects output bits from the shift register of the interleaver and applies the bits to a channel modulator/demodulator. The deinterleaver accepts the bits from the channel and restores the original bit order."

US Patent No. 4,593,395 discloses an "error correction method for transferring word-wise arranged data, wherein two word correction codes are used successively, each code acting on a group of words while, therebetween, an interleaving step is performed. The actual transfer takes place by means of channel words for which purpose there are provided a modulator and a demodulator. Invalid channel words are provided with an invalidity bit in the demodulator. During the (possibly correcting) reproduction of the data words, the invalidity bits can be used in one of the two error corrections in various ways. When too many words of a group of code words are invalid, all words of the relevant group are invalidated. If a word comprising an invalidity bit is not corrected during correction by means of a syndrome variable, all words of the relevant group are invalidated. If the number of invalidity bits lies within given limits, they act as error locators so that the code is capable of correcting a larger number of words."

this method demonstrates high error correcting performance with respect particularly to a burst error."

US Patent No. 4,697,212 discloses a "method of recording a digital data signal, such as an audio PCM signal, onto a recording medium in the longitudinal direction thereof, together with an apparatus which is suitable for this recording method. Even-
 5 numbered words and odd-numbered words in a digital data signal are recorded on a first track group and a second track group, respectively, which are separated from each other in the widthwise direction of a recording medium, to prevent a series of words becoming error words because of, for example, a flaw in the recording medium in the
 10 longitudinal direction thereof. The data format is changed at the input and output of a recording encoder to enable an error correction code and a recording circuit to be used in common for digital tape recorders which have different numbers of tracks, e.g., n tracks and 2n tracks. When an error correction code is recorded in such a manner that one word in the digital data signal is divided into a plurality of symbols which are
 15 formed into an error correction code, a plurality of symbols of the same word are recorded at a position at which error correlation is strong, making effective use of the error correction capacity of the error correction code."

US Patent No. 4,032,886 discloses a "concatenation technique for burst-error correction and synchronization" that uses a "system for processing a digital information
 20 bit stream and generating a data bit stream. The processing includes convolutional burst error correction encoding which is capable of correcting burst errors of length 2B, where B is any positive integer. Inherent in such systems are the requirements of 2B and 5B zero level bits at the beginning, and end, respectively, of the data bit stream. The processing further includes encoding n sync bits at the beginning of the data bit
 25 stream."

It appears that none of the above-cited patent references addresses the use of a sampling method that mixes a symbol with symbols that are at a fixed time separation to provide for improved error correction method. Accordingly, it is an objective of the present invention to provide for an improved error correction method for use with bursty
 30 (noisy) communication channels such as satellite communication links and scratched compact disks, and the like.

SUMMARY OF THE INVENTION

To meet the above and other objectives, the present invention comprises a
 35 sampling method that provides for robust error correction over bursty (noisy) communication channels. Typical bursty communication channels include satellite communication links and scratched compact disks, and the like.

5

10

15

20

25

35

In the conventional block interleaving approach, the error symbols are grouped together at the end of a block of data. If too many errors occur in the error correction

With the use of overlapping registers in accordance with the present invention, this does not happen, since only one register's error correcting symbols are affected.

10 Whichever approach is selected, the other threads are not affected. The approach for the most significant bits (or symbols) can be different than that for the less significant bits (or symbols). Furthermore, as long as both transmit and receive sides have the range of capabilities, the choice of approaches can be communicated in a header portion, which sets up the mechanism.

The various features and advantages of the present invention may be more readily understood with reference to the following detailed description taken in conjunction with the accompanying drawing figures wherein like reference numerals designate like structural and in which:

Fig. 4 illustrates a threaded sampling approach to error correction implemented in accordance with the principles of the present invention for use with bursty communication channels;

Fig. 5 is a flow diagram illustrating a first embodiment of an error correction method for use with bursty communication channels in accordance with the principles of the present invention; and

DETAILED DESCRIPTION

Referring now to Fig. 4, it illustrates a threaded sampling approach to error correction implemented in accordance with the principles of the present invention for use with bursty (noisy) communication channels. In the threaded sampling approach of the present invention, several independent threads are established, and which are independent insofar as error correction is concerned. To better understand the present

invention, a threaded sampling example will be discussed below which has the same error correcting capability as the conventional block interleaving approach discussed previously.

With reference to Fig. 4, instead of an n-rowed matrix used in prior art approaches, n registers 11 are used. Each data symbol 12 that is to be transmitted is copied onto a register 11 (in this example, it is copied onto one register 11 to make it substantially the same as the block interleaving example, but it may be onto two or more registers 11). Each data symbol 12 is put onto a transmit output buffer 13 in an appropriate position. The symbols get placed onto the transmit output buffer 13 and positions between them are filled with error correcting symbols (E) calculated after a register 11 gets filled. The symbol transmission stream is drawn from the transmit output buffer 13 and transmitted.

On the receiving side of the communication channel, the arriving or received symbols, including both data and error correction symbols, get placed on their appropriate registers 11. Error detection and correction computations are performed and the corrected data symbols are placed on a receive output buffer 15 in their correct positions. The output stream is drawn from the receive output buffer 15.

The threaded sampling approach of the present invention is flexible. For instance, one thread is put onto more than one register. Even though the data symbols only go on the transmission stream once, two sets of error symbols are generated. These may be set up to be overlapping so that one may achieve robustness not achievable by merely doubling of the number of error symbols.

In the conventional block interleaving approach, the error symbols are bunched (or grouped) together at the end of a block (set) of data. Burst errors have the same impact on the error correction symbols, insofar as error recovery, as errors that impact the data. In fact, if more than the correctable number of errors all occurred in the error correction block, even though no data symbols were affected, the whole set of data symbols and error correction symbols would be declared in error.

With the use of overlapping registers in accordance with the present invention, this does not happen, since only one register's error correcting symbols are affected. The unaffected error symbols can be used to generate the data bits.

Alternatively, the two registers may be used to take every other symbol of a thread (in an overlapping fashion), thus spreading that thread out over twice the time extent, and reducing the impact of a given burst.

Whichever approach is selected, the other threads are not affected. The approach for the most significant bits (or symbols) can be different than that for the less significant bits (or symbols). Further, as long as both transmit and receive sides have

00007000 1062204

Fig. 4a illustrates details of an exemplary threaded sampling error correction device 10 in accordance with the principles of the present invention. Fig. 4a shows the transmission side of the threaded sampling device. 10. The threaded sampling device 10 takes a data stream 12 (D_6, D_7, D_8, \dots), shown coming in on the left, and builds a transmission stream 19 ($E_2, D_2, E_1, D_1, \dots$) shown on the right, that has additional symbols that are used on the receive side to detect and correct errors that occur during transmission. In particular, the threaded sampling device 10 provides protection against burst errors, but by a very different mechanism compared to conventional interleaver-based devices. The threaded sampling device 10 is designed and operates as follows.

Sub 157 (2) From the data register 11, the symbol is moved to a queue 14 (stack 14), which is typically a FIFO queue 14. Conceivably, this symbol may be immediately placed on the output transmission stream 19, in contrast to other devices, which need to process a frame's worth of data to produce the error correction symbols and then place the frame's symbols on the transmission stream using interleaving. Although there is typically some buffering (not shown), the latency induced by the threaded sampling error correction device 10 is less than the conventional error correction devices.

(4) The copies of the selected symbols are placed onto one or more of the stacks 14, as described in paragraph (3). Each of these stacks 14 represents a thread.

since error correction symbols are calculated for the symbols on a given stack 14. At the receiving end, error correction is done on a stack by stack basis. Note that a given symbol (such as D_6 in the example depicted in Fig. 4a) may participate in more than one thread (that is, may be placed on more than one stack 14). If that is the case, it might not be able to be corrected from one thread, but may be from another. The corrected symbol may be fed back to the first thread's error correction computation 16 and, since the symbol is known, other symbol's of the first thread may now be corrected.

5 ^{sub A6} (5) When a given stack 14 has reached it's threshold (which may be different from stack to stack), the contents of the stack 14 are moved over to registers in an error correction computation unit 16 that calculates the error correction symbols for that stack 14. The error correction symbols are placed into an ECC queue 18. The error correction symbols may be grouped into a block appended to the end of the ECC queue 18 or they may be interspersed into the ECC queue 18, and subsequent ECC symbols may be interspersed with them. Note that different stacks 14 may be processed using different error correction algorithms such as Reed-Solomon of some mode or a Cyclic Redundancy Check, for example.

(6) The error correction symbols generated in (5) are placed onto the ECC queue 18. They may either be contiguous (in contrast to interleaved devices, such as is disclosed in US Patent Nos. 5,392,299 or 5,051,998) or they may be interspersed on the queue 18. In the latter case, the error correction device 10 may be implemented as a shift register and the symbols placed at their appropriate places.

20 ^{sub A7} (7) Symbols from both the data queue 17 and the ECC queue 18 are place onto the transmission stream 19. The symbols from each may be interspersed or they may be contiguous. However, within each type, they are consecutive.

25 The important difference between the present error correction device 10 and other devices is that it achieves its resistance to burst noise by computing the error symbol threads of data symbols which are drawn from widely dispersed locations without having to interleave the data symbols. The modular architecture allows one implementation to handle a wide variety of situations by altering the software that controls the various modules.

30 The receive side reverses the above-described process except that the stacks 14 hold both data and error symbols. Further, in cases where it is determined that a symbol has been erased in one stack 14, if it can be corrected in another stack 14, that corrected symbol is transmitted to the stack 14 where it is held as erased. Inserting the correct value for that symbol allows the error correction to now correct the remaining erased symbols.

000070000 000000000

sub #5 In view of the above, and for the purposes of completeness, Figs. 5 and 6 illustrate two embodiments of methods in accordance with the present invention. Fig. 5 is a flow diagram illustrating a first embodiment of an error correction method 10 for use with a bursty communication channel in accordance with the principles of the present invention. The error correction method 10 comprises the following steps. An incoming data stream is divided 21 into symbols. The incoming data stream may comprise symbols in the form of bits, bytes, or words, for example. The divided data stream (bits, bytes, words) is then sampled 22 in threads, with samples taken at fixed time intervals. The fixed time intervals are slightly longer than the time interval of the bursts of data. For instance, if the bursts of data are typically no longer than 70 microseconds long, the data stream is sampled every 100 microseconds. The sampling method 10 thus mixes a correction symbol with symbols of the divided data stream that have a fixed time separation. When cyclic redundancy check (CRC) correction, for example, is implemented using the present method 10, a correction symbol (bit, byte, or word) is inserted 23 into the data (symbol) stream. The data stream is transmitted 25. The transmitted data stream is received 26. Error detection and correction computations are performed 27 on the data and error correction symbols. An error corrected data stream is output 28.

sub #6 Referring to Fig. 6, it is a flow diagram illustrating a second embodiment of the error correction method 10. In the second embodiment of the error correction method 10, the incoming data stream is divided 21 into symbols. The divided data stream is then sampled 22 in threads, with samples taken at fixed time intervals. The same correction symbol is inserted 24 in more than one of the threads. The data stream is transmitted 25. The transmitted data stream is received 26. Error detection and correction computations are performed 27 on the data and error correction symbols. An error corrected data stream is output 28.

The threads are selected so that they partially overlap. By causing the threads to partially overlap in time, a noise burst on the channel that overwhelms one of the threads will be within the limits of another one of the threads. Those symbols that overlap may therefore be determined using the overlapping symbols of the threads that are not overwhelmed, thus allowing the remainder of the non-overlapped threads to be determined.

Thus, and in accordance with the present invention, instead of framing the symbols and computing the error symbols, the present method sends the symbols in their natural order, bins copies in M bits, computes the error symbols, and send the symbols out when the bin is full. The binning can be staggered so that the error correcting symbols are distributed throughout the transmitted stream. The power of the

present invention comes from spreading large errors over several rows so that the error correcting symbols can correct the whole row (typically N error correcting symbols corrects N/2 errors).

5 Since each bin is independent of the rest, different amounts of error correction can be used for different bins. For instance, in Asynchronous Transfer Mode (ATM) cells, damage to the 5 bytes of the cell header block can be much more damaging than damage to the 48 bytes of data. There would be 58 bins where the ATM header block cells are captured twice. Thus, twice as many error correcting symbols get transmitted for them.

10 Thus, an improved error correction method for use with bursty communication channels has been disclosed. It is to be understood that the described embodiment is merely illustrative of some of the many specific embodiments which represent applications of the principles of the present invention. Clearly, numerous and other arrangements can be readily devised by those skilled in the art without departing from
15 the scope of the invention.

00007888 062201
102250 5552880